Google

ASIC Design Engineer, RTL, Silicon

Posted On

April 22, 2025

Location

Bengaluru, Karnataka

Experience Level

Freshers/Experienced

Job Type

Permanent

Apply By

May 8, 2025

Job Description

Define the microarchitecture of IPs, Subsystems or SOCs and work with the team to deliver a quality, schedule compliant and PPA optimized design.
Work with the cross-functional team of Verification, Design for Test, Physical Design and Software teams to make design decisions and represent project status throughout the development process.
Define the block level design document such as interface protocol, block diagram, transaction flow, pipeline, etc.
Perform RTL coding for SS/SOC integration, function/performance simulation debug, Lint/CDC/FV/UPF checks.
Work with key design collaterals such as SDC and UPF, and with stakeholders to negotiate the right collateral quality and identify solutions.

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
3 years of experience in design, multi-power domains with clocking, and SoCs with silicon.
Experience with Verilog or SystemVerilog language.
Experience with ASIC design methodologies for front quality checks including Lint, CDC/RDC, Synthesis, DFT ATPG/Memory BIST, UPF and Low Power Estimation.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering or equivalent practical experience.
Experience with chip design flow and cross-domain involving DV, DFT, Physical Design, software.
Experience in STA closure, DV test-plan review and coverage analysis of the sub-system and chip level verification.
Knowledge in one or more of these areas: Processor Cores, Interconnects, Debug and Trace, Security, Interrupts, Clocks/Reset, Power/Voltage Domains, Pin-muxing.

Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
3 years of experience in design, multi-power domains with clocking, and SoCs with silicon.
Experience with Verilog or SystemVerilog language.
Experience with ASIC design methodologies for front quality checks including Lint, CDC/RDC, Synthesis, DFT ATPG/Memory BIST, UPF and Low Power Estimation.

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Jobs at Bengaluru

Oracle

Site Reliability Developer 3

Professional

Bengaluru, Karnataka

ASIC Design Engineer, RTL, Silicon Apply Now

Job Description

Minimum qualifications:

Preferred qualifications:

Jobs at Bengaluru

More Jobs at Google

Actively Recruiting Companies at Bengaluru, Karnataka

ASIC Design Engineer, RTL, Silicon